

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 10-135386

(43)Date of publication of application : 22.05.1998

(51)Int.Cl.

H01L 23/40
H01L 23/36
// H01L 21/60

(21)Application number : 08-287148

(71)Applicant : TAIYO YUDEN CO LTD

(22)Date of filing :

29.10.1996

(72)Inventor : SUZUKI YOSHIKI

MURAIDA MICHIO

NAKADA YOSHISHIGE

SUZUKI KAZUTAKA


(54) MANUFACTURING METHOD OF SEMICONDUCTOR BARE CHIP

(57)Abstract:

PROBLEM TO BE SOLVED: To obtain semiconductor bare chips having radiation plates integrated therewith, by such a simple procedure that after sticking one radiation plate on a wafer, the resultant product is merely divided into the bare chips.

SOLUTION: On a wafer 1, electronic circuits are formed in a predetermined array. Then, to the rear surface of the wafer 1, a bonding material 2 is applied with a uniform thickness. As the bonding material 2, there is used a silicon bonding material having both an elasticity capable of absorbing a stressed strain caused by the difference between thermal expansion coefficients and an excellent thermal conductivity. Then, on the coated surface of the

wafer 1 with the bonding material 2, a radiation plate 3 having the same outer diameter as the wafer 1 and made of a thermally conductive metal is so stuck that no bubble is included between them. Then, pressing relatively the radiation plate 3 against the wafer 1, the excess bonding material 2 is extruded from between the wafer 1 and the radiation plate 3 to make the thickness of the bonding material 2 as small as possible. Then, dividing the wafer 1 with the stuck radiation plate 3 thereon into individual chips by lines L laid along the boundaries among the formed circuits, semiconductor bare chips 4 are obtained.



LEGAL STATUS

*** NOTICES ***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The manufacture approach of the semi-conductor bare chip characterized by what the wafer with which the heat sink was stretched is divided into each chip for after an electronic circuitry makes a heat sink rival through a binder at the rear face of the wafer formed in the predetermined array.

[Claim 2] The manufacture approach of the semi-conductor bare chip according to claim 1 characterized by what a heat sink is forced relatively [wafer] before binder hardening, and an excessive binder is extruded for.

[Claim 3] The manufacture approach of the semi-conductor bare chip according to claim 1 or 2 characterized by the thing using the silicon system binder as a binder.

[Translation done.]

*** NOTICES ***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]**[0001]**

[Field of the Invention] This invention relates to the manufacture approach of the semi-conductor bare chip connected to the circuit board etc. by the flip-chip-bonding method.

[0002]

[Description of the Prior Art] This kind of semi-conductor bare chip is manufactured by dividing this wafer into each chip with the dicing method or a scribe, after carrying out processes, such as diffusion, puncturing, wiring, electrode formation, protective coat formation, and electrical property inspection, in the state of a wafer.

[0003] As a cure against heat dissipation of this semi-conductor bare chip, after carrying a semi-conductor bare chip in the circuit board, generally the method which attaches a heat sink in this through heat dissipation grease etc. is adopted.

[0004]

[Problem(s) to be Solved by the Invention] In addition to spreading of adhesives and heat dissipation grease, it has the trouble which requires the loading activity of a heat sink separately, and has the fault which cannot deny the increment in cost concerning post-installation while it needs to prepare the heat sink from which magnitude and thickness differ for every class of semi-conductor bare chip, since the above-mentioned conventional cure against heat dissipation is a method which post-installs a heat sink in a semi-conductor bare chip according to an individual.

[0005] This invention was made in view of the above-mentioned situation, and the place made into the purpose is to offer the manufacture approach of the semi-conductor bare chip which made post-installation of a heat sink unnecessary.

[0006]

[Means for Solving the Problem] In order to attain the above-mentioned purpose, the manufacture approach of the semi-conductor bare chip concerning this invention is characterized [the / main] by what the wafer with which the heat sink was stretched is divided into each chip for, after an electronic circuitry makes a heat sink rival through a binder at the rear face of the wafer formed in the predetermined array.

[0007] According to the manufacture approach of the semi-conductor bare chip concerning this invention, after sticking a heat sink on a wafer, the semi-conductor

bare chip which equipped one with the radiator in the easy procedure of separating this can be obtained.

[0008]

[Embodiment of the Invention] Drawing 1 shows 1 operation gestalt of this invention, and, for a wafer and 2, as for a heat sink and L, a binder and 3 are [one in drawing / separation Rhine and 4] semi-conductor bare chips.

[0009] On the occasion of manufacture of a semi-conductor bare chip, first, as shown in drawing 1 (a), processes, such as diffusion, puncturing, wiring, electrode formation, protective coat formation, and electrical property inspection, are carried out to the wafer 1 which consists of silicon, GaAs, etc., and electronic circuitries, such as IC and LSI, are formed in it in a predetermined array. Since the circuit formation procedure to a wafer 1 is the same as a well-known thing, explanation here is omitted.

[0010] Next, as shown in this drawing (b), a binder 2 is applied to the rear face (a circuit forming face is a field of the opposite side) of a wafer 1 by uniform thickness. Although it is possible to use various well-known binders for this binder 2, since there is a possibility that a wafer 1 and a heat sink 3 may be combined firmly, and a crack may occur by considering the stress-strain diagram by the difference of both coefficient of thermal expansion as a cause when solder, wax material, etc. are used, the silicon system binder which was excellent in thermal conductivity preferably with the resiliency which can absorb this stress-strain diagram is used.

[0011] Next, as shown in this drawing (c), as air bubbles do not go into the binder spreading side of a wafer 1, they stick on it the heat sink 3 which consists of metals, such as the heat sink which has the same outer diameter as a wafer 1, for example, thermally conductive good gold, silver, and aluminum. Of course, after applying the above-mentioned binder 2 to the whole surface of a heat sink 3, you may make it make this rival the circuit forming face of a wafer 1 in the field of the opposite side. The thickness of a heat sink 3 is suitably selected according to the calorific value of the electronic circuitry formed in the wafer 1.

[0012] And a heat sink 3 is forced relatively [wafer / 1] before binder hardening, the excessive binder 2 is extruded from between a wafer 1 and heat sinks 3, and the thickness is made thin as much as possible. The extruded binder is removed after hardening.

[0013] Next, as shown in this drawing (d), the wafer 1 with which the heat sink 3 was stretched is divided into the chip of each [Rhine L which met the boundary of a formation circuit with the well-known dicing method and a well-known scriber], and the semi-conductor bare chip 4 as shown in this drawing (e) is obtained.

[0014] This semi-conductor bare chip 4 has the structure which rectangle-like chip section 4a and radiator 4b combined up and down through binder layer 4c, and as radiator 4b turns to it outside, it is connected to the circuit board etc. by the flip-chip-bonding method.

[0015] Since according to the above-mentioned operation gestalt the semi-conductor bare chip 4 which equipped one with radiator 4b in the easy procedure of separating this can be obtained after sticking a heat sink 3 on a wafer 1, there is no trouble which post-installs a heat sink according to an individual in a semi-

conductor bare chip like before, and there is an advantage which can avoid the increment in cost concerning post-installation.

[0016] Moreover, if the silicon system binder which was excellent in thermal conductivity with resiliency as a binder 2 is used, there is an advantage which absorbs the stress-strain diagram by the difference of the coefficient of thermal expansion of a wafer 1 and a heat sink 3, and can prevent crack initiation beforehand.

[0017]

[Effect of the Invention] As explained in full detail above, since according to this invention the semi-conductor bare chip which equipped one with the radiator in the easy procedure of separating this can be obtained after sticking a heat sink on a wafer, there is no trouble which post-installs a heat sink according to an individual in a semi-conductor bare chip like before, and there is an advantage which can avoid the increment in cost concerning post-installation.

[Translation done.]

*** NOTICES ***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] Drawing showing 1 operation gestalt of this invention

[Description of Notations]

1 [— Separation Rhine, 4 / — A semi-conductor bare chip, 4a / — The chip section, 4b / — A radiator, 4c / — Binder layer.] -- A wafer, 2 -- A binder, 3 -- A heat sink, L

[Translation done.]

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開平10-135386

(43) 公開日 平成10年(1998) 5月22日

(51) Int.Cl. ⁸	識別記号	F I	
H 0 1 L 23/40		H 0 1 L 23/40	F
23/36		21/60	3 1 1 S
// H 0 1 L 21/60	3 1 1	23/36	C

審査請求 未請求 請求項の数 3 O L (全 3 頁)

(21) 出願番号 特願平8-287148

(22) 出願日 平成 8 年(1996)10月29日

(71) 出願人 000204284

太陽誘電株式会社

東京都台東区上野 6 丁目16番20号

(72) 発明者 鈴木 芳規

東京都台東区上野 6 丁目16番20号 太陽誘電株式会社内

(72) 発明者 村井田 道夫

東京都台東区上野 6 丁目16番20号 太陽誘電株式会社内

(72) 発明者 中田 圭成

東京都台東区上野 6 丁目16番20号 太陽誘電株式会社内

(74) 代理人 弁理士 吉田 精孝


最終頁に続く

(54) 【発明の名称】 半導体ベアチップの製造方法

(57) 【要約】

【課題】 放熱板の後付けを不要とした半導体ベアチップの製造方法を提供する。

【解決手段】 電子回路が所定配列で形成されたウエファ 1 の裏面に接着材 2 を介して放熱板 3 を張り合わせた後、放熱板 3 が張り合わされたウエファ 1 を個々のチップに分離することにより、放熱部 4 b を一体に備えた半導体ベアチップ 4 を得る。



(2)

特開平10-135386

1

【特許請求の範囲】

【請求項1】 電子回路が所定配列で形成されたウエファの裏面に接着材を介して放熱板を張り合わせた後、放熱板が張り合わされたウエファを個々のチップに分離する、

ことを特徴とする半導体ベアチップの製造方法。

【請求項2】 接着材硬化前に放熱板をウエファに相対的に押し付けて余分な接着材を押し出す、

ことを特徴とする請求項1記載の半導体ベアチップの製造方法。

【請求項3】 接着材としてシリコン系接着材を用いた、

ことを特徴とする請求項1または2記載の半導体ベアチップの製造方法。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明は、フリップチップボンディング法によって回路基板等に接続される半導体ベアチップの製造方法に関するものである。

【0002】

【従来の技術】この種の半導体ベアチップは、ウエファの状態では拡散、開孔、配線、電極形成、保護膜形成、電気特性検査等の工程を実施した後、該ウエファをダイシング法やスクライバ法によって個々のチップに分離することにより製造されている。

【0003】この半導体ベアチップの放熱対策としては、半導体ベアチップを回路基板に搭載した後これに放熱グリス等を介して放熱板を取り付ける方式が一般に採用されている。

【0004】

【発明が解決しようとする課題】上記従来の放熱対策は、半導体ベアチップに個別に放熱板を後付けする方式であるため、半導体ベアチップの種類毎に大きさや厚みの異なる放熱板を用意する必要があると共に、接着剤や放熱グリスの塗布作業に加え、放熱板の搭載作業を別途要する面倒があり、後付けに係るコスト増加を認めない不具合がある。

【0005】本発明は上記事情に鑑みてなされたもので、その目的とするところは、放熱板の後付けを不要とした半導体ベアチップの製造方法を提供することにある。

【0006】

【課題を解決するための手段】上記目的を達成するため、本発明に係る半導体ベアチップの製造方法は、電子回路が所定配列で形成されたウエファの裏面に接着材を介して放熱板を張り合わせた後、放熱板が張り合わされたウエファを個々のチップに分離する、ことをその主たる特徴としている。

【0007】本発明に係る半導体ベアチップの製造方法によれば、ウエファに放熱板を張り付けてからこれを分

2

離するだけの簡単な手順にて、放熱部を一体に備えた半導体ベアチップを得ることができる。

【0008】

【発明の実施の形態】図1は本発明の一実施形態を示すもので、図中の1はウエファ、2は接着材、3は放熱板、Lは分離ライン、4は半導体ベアチップである。

【0009】半導体ベアチップの製造に際しては、まず、図1(a)に示すように、シリコン、GaAs等から成るウエファ1に、拡散、開孔、配線、電極形成、保護膜形成、電気特性検査等の工程を実施してIC、LSI等の電子回路を所定配列で形成する。ウエファ1への回路形成手順は周知のものと同一であるためここでの説明を省略する。

【0010】次に、同図(b)に示すように、ウエファ1の裏面(回路形成面とは反対側の面)に接着材2を均一な厚みで塗布する。この接着材2には周知の接着材を種々用いることが可能であるが、半田やろう材等を用いるとウエファ1と放熱板3とが強固に結合され、両者の熱膨張係数の差による応力歪みを原因としてクラックが発生する恐れがあるので、好ましくは、この応力歪みを吸収可能な弾力性を持ち且つ熱伝導性に優れたシリコン系接着材を使用する。

【0011】次に、同図(c)に示すように、ウエファ1の接着材塗布面に、ウエファ1と同一外径を有する放熱板、例えば熱伝導性の良い金、銀、アルミニウム等の金属から成る放熱板3を気泡が入らぬようにして張り付ける。勿論、放熱板3の一面に上記接着材2を塗布してから、これをウエファ1の回路形成面とは反対側の面に張り合わせるようにしてもよい。放熱板3の厚みはウエファ1に形成された電子回路の発熱量に応じて適宜選定される。

【0012】そして、接着材硬化前に放熱板3をウエファ1に相対的に押し付け、ウエファ1と放熱板3の間から余分な接着材2を押し出してその厚みを極力薄くする。押し出された接着材は硬化後に取り除く。

【0013】次に、同図(d)に示すように、放熱板3が張り合わされたウエファ1を、周知のダイシング法やスクライバ法によって形成回路の境界に沿ったラインで個々のチップに分離し、同図(e)に示すような半導体ベアチップ4を得る。

【0014】この半導体ベアチップ4は、矩形形状のチップ部4aと放熱部4bとが接着材層4cを介して上下に結合した構造を有しており、放熱部4bが外側に向くようにしてフリップチップボンディング法により回路基板等に接続される。

【0015】上述の実施形態によれば、ウエファ1に放熱板3を張り付けてからこれを分離するだけの簡単な手順にて、放熱部4bを一体に備えた半導体ベアチップ4を得ることができるので、従来のように半導体ベアチップに個別に放熱板を後付けする面倒がなく、後付けに係

(3)

特開平10-135386

3

るコスト増加を回避できる利点がある。

【0016】また、接着材2として、弾力性をもち且つ熱伝導性に優れたシリコン系接着材を用いれば、ウエファ1と放熱板3との熱膨張係数の差による応力歪みを吸収してクラック発生を未然に防止できる利点がある。

【0017】

【発明の効果】以上詳述したように、本発明によれば、ウエファに放熱板を張り付けてからこれを分離するだけの簡単な手順にて、放熱部を一体に備えた半導体ベアチ*

4

* ップを得ることができるので、従来のように半導体ベアチップに個別に放熱板を後付けする面倒がなく、後付けに係るコスト増加を回避できる利点がある。


【図面の簡単な説明】

【図1】本発明の一実施形態を示す図

【符号の説明】

1…ウエファ、2…接着材、3…放熱板、L…分離ライン、4…半導体ベアチップ、4a…チップ部、4b…放熱部、4c…接着材層。

【図1】



フロントページの続き

(72)発明者 鈴木 一高

東京都台東区上野6丁目16番20号 太陽誘

電株式会社内